High Performance Embedded Architectures and Compilers: 5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010, Proceedings (Theoretical Computer Science and General Issues)
ISBN-13:
9783642115141
ISBN-10:
3642115144
Edition:
2010
Author:
Yale N. Patt, Paolo Faraboschi, Xavier Martorell, Pierfrancesco Foglia, Evelyn Duesterwald
Publication date:
2010
Publisher:
Springer
Format:
Paperback
388 pages
FREE US shipping
Book details
ISBN-13:
9783642115141
ISBN-10:
3642115144
Edition:
2010
Author:
Yale N. Patt, Paolo Faraboschi, Xavier Martorell, Pierfrancesco Foglia, Evelyn Duesterwald
Publication date:
2010
Publisher:
Springer
Format:
Paperback
388 pages
Summary
High Performance Embedded Architectures and Compilers: 5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010, Proceedings (Theoretical Computer Science and General Issues) (ISBN-13: 9783642115141 and ISBN-10: 3642115144), written by authors
Yale N. Patt, Paolo Faraboschi, Xavier Martorell, Pierfrancesco Foglia, Evelyn Duesterwald, was published by Springer in 2010.
With an overall rating of 4.0 stars, it's a notable title among other
Computer Science
(Design & Architecture, Hardware & DIY, Internet & Networking, Microsoft Programming, Programming, Compiler Design, Programming Languages) books. You can easily purchase or rent High Performance Embedded Architectures and Compilers: 5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010, Proceedings (Theoretical Computer Science and General Issues) (Paperback) from BooksRun,
along with many other new and used
Computer Science
books
and textbooks.
And, if you're looking to sell your copy, our current buyback offer is $0.3.
Description
This book constitutes the refereed proceedings of the 5th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2010, held in Pisa, Italy, in January 2010. The 23 revised full papers presented together with the abstracts of 2 invited keynote addresses were carefully reviewed and selected from 94 submissions. The papers are organized in topical sections on architectural support for concurrency; compilation and runtime systems; reconfigurable and customized architectures; multicore efficiency, reliability, and power; memory organization and optimization; and programming and analysis of accelerators.
We would LOVE it if you could help us and other readers by reviewing the book
{user}
{createdAt}
{truncated_title}
{author_block}
by {truncated_author}
